An Efficient Overflow Detection and Correction Scheme in RNS Addition through Magnitude Evaluation
نویسندگان
چکیده
منابع مشابه
RNS Overflow Detection by Operands Examination
In this paper, a novel scheme for detecting overflow in Residue Number System (RNS) is presented. A generalized scheme for RNS overflow detection is introduced, followed by a simplified Operands Examination Method for overflow detection for the moduli set . The proposed method detects overflow in RNS addition of two numbers without pre-computing their sum .Moreover, when compared with the best ...
متن کاملan investigation into iranian teachers consistency and bias in evaluation of students writings
while performance-based language assessment has led to an increased authenticity and content validity in the practice of writing assessment, the reliability of ratings has become a major issue. research findings have shown different reactions by native english speaker (nes) and non-native english speaker (nns) teachers to students’ writings. the focus of this study is on investigating whether i...
An efficient certificateless signcryption scheme in the standard model
Certificateless public key cryptography (CL-PKC) is a useful method in order to solve the problems of traditional public key infrastructure (i.e., large amount of computation, storage and communication costs for managing certificates) and ID-based public key cryptography (i.e., key escrow problem), simultaneously. A signcryption scheme is an important primitive in cryptographic protocols which ...
متن کاملEfficient Clock Distribution Scheme for VLSI RNS-Enabled Controllers
Clock distribution has become an increasingly challenging problem for VLSI designs because of the increase in die size and integration levels, along with stronger requirements for integrated circuit speed and reliability. Additionally, the great amount of synchronous hardware in integrated circuits makes current requirements to be very large at very precise instants. This paper presents a new a...
متن کاملAn Efficient 32-Bit Online Error Detection & Correction Scheme for Embedded Memory
As technology scales, VLSI performance has experienced an exponential growth. As feature sizes shrink, however, we will face new challenges such as soft errors (single-event upsets) to maintain the reliability of circuits. Recent studies have tried to address soft errors with error detection and correction techniques such as error correcting codes and redundant execution. However, these techniq...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Journal of Computer and Communications
سال: 2018
ISSN: 2327-5219,2327-5227
DOI: 10.4236/jcc.2018.610002